VLSI Implementation of H . 264 Video Decoder for Mobile Multimedia Application Seong

نویسنده

  • Seong Mo Park
چکیده

Seong Mo Park et al. 525 ABSTRACT⎯In this letter, we present a design of a single chip video decoder called advanced mobile video ASIC (A-MoVa) for mobile multimedia applications. This chip uses a mixed hardware/software architecture to improve both its performance and its flexibility. We designed the chip using a partition between the hardware and software blocks, and developed the architecture of an H.264 decoder based on the system-on-a-chip (SoC) platform. This chip contains 290,000 logic gates, 670,000 memory gates, and its size is 7.5 mm×7.5 mm (using 0.25 micron 4-layers metal CMOS technology).

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Hexagonal Based Search Pattern for Motion Estimation in H.264/AVC

This paper introduces the performance and technical features of the new generation international video coding standard H.264 as well as discusses the implementation and optimization of H.264 on mobile device. Optimization is proposed at algorithm/code-level for both encoder and decoder to make it feasible to perform real-time H.264/AVC video encoding/decoding on mobile device for mobile multime...

متن کامل

An efficient VLSI implementation of H.264/AVC entropy decoder

This paper proposes an efficient H.264/AVC entropy decoder. It requires no ROM/RAM fabrication process that decreases fabrication cost and increases operation speed. It was achieved by optimizing lookup tables and internal buffers, which significantly improves area, speed, and power. The proposed entropy decoder does not exploit embedded processor for bitstream manipulation, which also improves...

متن کامل

High-Performance VLSI Architecture of H.264/AVC CAVLD by Parallel Run_before Estimation Algorithm

A high-performance VLSI architecture for the H.264/AVC context-adaptive variable-length decoder (CAVLD) is proposed in order to reduce the computation time. The overall computation is pipelined, and a parallel processing is employed for high performance. For the run_before computation, the values of input symbols are estimated in parallel to check if their computation can be skipped in advance....

متن کامل

Multimedia Decoder Using the Nios II Processor

Design Introduction Our design target was to build a low-cost, high-performance H.264 decoder with a prototype H.264 decoder created using multiple small FPGAs. H.264 is a computationally complex, advanced video standard for achieving high compression ratios. To cater to the needs of high throughput applications such as HDTV, which requires 216,000 macroblocks/second of throughput, designers us...

متن کامل

Optimal complexity scalable H.264/AVC video decoding scheme for portable multimedia devices

Limited computing resources in portable multimedia devices are an obstacle in real-time video decoding of high resolution and/or high quality video contents. Ordinary H.264/AVC video decoders cannot decode video contents that exceed the limits set by their processing resources. However, in many real applications especially on portable devices , a simplified decoding with some acceptable degrada...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2006